为什么我们需要硬件支持和软件指令来使缓存失效?
以Arm为例,它有自动缓存的硬件支持 失效如该 URL 中所述: https: //developer.arm.com/documentation/den0024/a/Multi-core-processors/Multi-core-cache-coherency-within-a-cluster
它还具有执行相同操作的软件指令手动,例如 DC
和 SYS
。
我的问题是,如果硬件已经自动覆盖了这些指令,为什么以及何时需要运行这些指令?
这个问题适用于支持软件和硬件缓存失效的任何其他体系结构。
Looking at Arm as an example, it has hardware support for automatic cache
invalidation as explained in this URL:
https://developer.arm.com/documentation/den0024/a/Multi-core-processors/Multi-core-cache-coherency-within-a-cluster
It also has software instructions to do the same manually, such as DC
and SYS
.
My question is, why and when would you need to ever run such instructions if its already covered automatically by hardware?
This question applies to any other architecture which supports both SW and HW cache invalidation.
如果你对这篇内容有疑问,欢迎到本站社区发帖提问 参与讨论,获取更多帮助,或者扫码二维码加入 Web 技术交流群。

绑定邮箱获取回复消息
由于您还没有绑定你的真实邮箱,如果其他用户或者作者回复了您的评论,将不能在第一时间通知您!
发布评论