返回介绍

第二十九章 SystemVerilog覆盖API

发布于 2020-09-09 22:56:01 字数 1835 浏览 866 评论 0 收藏 0

主题

主题描述
29.1 需求This chapter defines the Coverage Application Programming Interface (API) in SystemVerilog.
29.2 SystemVerilog real-time coverage accessThis section describes the mechanisms in SystemVerilog through which SystemVerilog code can query and control coverage information. Coverage information is provided to SystemVerilog by means of a number of built-in system functions (described in Section 29.2.2) using a number of predefined constants (described in Section 29.2.1) to describe the types of coverage and the control actions to be performed.
29.3 FSM recognitionCoverage tools need to have automatic recognition of many of the common FSM coding idioms in Verilog/ SystemVerilog. This standard does not attempt to describe or require any specific automatic FSM recognition mechanisms. However, the standard does prescribe a means by which non-automatic FSM extraction occurs. The presence of any of these standard FSM description additions shall override the tool’s default extraction mechanism.

Identification of an FSM consists of identifying the following items:

  1. the state register (or expression)
  2. the next state register (this is optional)
  3. the legal states.
29.4 VPI coverage extensions

链接

主题

如果你对这篇内容有疑问,欢迎到本站社区发帖提问 参与讨论,获取更多帮助,或者扫码二维码加入 Web 技术交流群。

扫码二维码加入Web技术交流群

发布评论

需要 登录 才能够评论, 你可以免费 注册 一个本站的账号。
列表为空,暂无数据
    我们使用 Cookies 和其他技术来定制您的体验包括您的登录状态等。通过阅读我们的 隐私政策 了解更多相关信息。 单击 接受 或继续使用网站,即表示您同意使用 Cookies 和您的相关数据。
    原文