Question

主题

主题	描述
集合	一个集合表达式、变量或类型代表了一组单一值。集合类型是任意非压缩结构体、非压缩联合体、或非压缩数组数据类型。集合可以作为一个整体拷贝或比较，但典型情况下不能作为一个整体使用在表达式中。
断言	断言是一条某个特性必须为“真”的语句。例如，一个read_request信号必须总是在两个时钟内跟着一个read_grant信号。断言能够自动检查一个指定的特性是否为“真”，并且，如果特性不为“真”，它能够自动产生一条错误信息。SystemVerilog提供了特殊的断言结构。断言结构在第17章中讨论。
Bit-stream	A bit-stream type or variables is any type that can be represented as a serial stream of bits. To qualify as a bit-stream type, each and every bit of the type must be individually addressable. This means that a bit-stream type can be any type that does not include a handle, chandle, real, shortreal, or event.
Canonical representation	A data representation format established by convention into which and from which translations can be made with specialized representations.
Constant	There are two types of constants in SystemVerilog. Parameters and local parameters are elaboration constants. Their values are calculated before elaboration is complete. Elaboration constants can be used to set the range of array types. The other form of constant is a run-time constant. These are variables that can only be set in an initialization expression using the const qualifier.
Context imported task	A DPI imported task declared with the 'context' property that is capable of calling exported tasks or functions and capable of accessing System Verilog objects via VPI or PLI calls.
Disable protocol	A set of conventions for setting, checking and handling disable status.
DPI	Direct Programming Interface. This is an interface between SystemVerilog and foreign programming languages permitting direct function calls from SystemVerilog to foreign code and from foreign code to SystemVerilog. It has been designed to have low inherent overhead and permit direct exchange of data between SystemVerilog and foreign code.
Dynamic	A dynamic type or variable is one that can be resized or re-allocated at runtime. Dynamic types include those that contain dynamic arrays, associative arrays, queues, or class handles.
Elaboration	Elaboration is the process of binding together the components that make up a design. These components can include module instances, primitive instances, interfaces, and the top-level of the design hierarchy.
枚举类型	枚举数据类型提供了一种能力来声明可以由一组命名值表示的变量。我们可以指定这些值等价的数值。枚举类型可以使用枚举名字而不是枚举值方便地引用或显示。3.10节讨论了枚举类型。
Exported task	A System Verilog task that is declared in an export declaration and can be enabled from an imported task.
Imported task	A DPI foreign code subprogram that can call exported tasks and can directly or indirectly consume simulation time.
Interface	An interface encapsulates the communication between blocks of a design, allowing a smooth migration from abstract system-level design through successive refinement down to lower-level register-transfer and structural views of the design. By encapsulating the communication between blocks, the interface construct also facilitates design re-use. The inclusion of interface capabilities is one of the major advantages of SystemVerilog. Interfaces are covered in Section 19.
Integral	An integral expression, variable or type is used to represent integral, or integer value They may also be called vectored values. .Integrals may be signed or unsigned, sliced into smaller integral values, or concatenated into larger values.
LRM	LRM是Language Reference Manual的缩写。“SystemVerilog LRM”指的是本文档。“Verilog LRM”指的是IEEE手册“1364-2001 IEEE Standard for Verilog Hardware Description Language 2001”。参见附录K中有关这个手册的信息。
Open array	A DPI array formal argument for which the packed or unpacked dimension size (or both) is not specified and for which interface routines describe the size of corresponding actual arguments at runtime.
Packed array	Packed array refers to an array where the dimensions are declared before an object name. Packed arrays can have any number of dimensions. A one-dimensional packed array is the same as a vector width declaration in Verilog. Packed arrays provide a mechanism for subdividing a vector into subfields, which can be conveniently accessed as array elements. A packed array differs from an unpacked array, in that the whole array is treated as a single vector for arithmetic operations. Packed arrays are discussed in detail in Section 4.
进程	进程是一个或多个编程语句的线程，这些编程语句可以独立于其它编程语句执行。Verilog中的每一个initial过程、always过程以及连续赋值语句都是一个独立的进程。这些都是静态的进程。也就是说，每次进程启动运行后，都会有一个进程的结束。SystemVerilog加入了特殊的always过程，它们既可以是静态进程也可以是动态进程。当启动动态进程的时候，它们可以无中止地运行。有关进程的内容在第九章提供。
信号	信号是一个非正式的术语，通常指的是一个变量或线网。它所处的上下文可能会在允许的类型上作进一步的限制。
单一类型（Singular）	一个单一（singular）表达式、变量或类型代表一个单一的值、符号或句柄。一个单一类型可以是除非压缩结构体、非压缩联合体、或非压缩数组数据类型外的任何类型。
SystemVerilog	SystemVerilog指的是Accellera为在抽象建模和验证方面扩展IEEE 1364-2001 Verilog标准的能力所建立的标准。SystemVerilog标准的许多特性均在本文档中提供。
非压缩数组（Unpacked array）	非压缩数组是一种类型的数组，它的数组维数在对象名之后声明。非压缩数组与Verilog中的数组相同，并且可以拥有任意数目的维数。非压缩数组与压缩数组的不同之处在于：非压缩数组作为一个整体不能使用在算术运算中。它的每一个元素必须单独处理。非压缩数组在第四章中讨论。
Verilog	Verilog指的是IEEE 1364-2001 Verilog硬件描述语言（HDL），一般称为Verilog-2001。这个语言在IEEE手册“1364-2001 IEEE Standard for Verilog Hardware Description Language 2001”中描述。参见附录K中有关这个手册的相关信息。
VPI	Verilog Procedural Interface的缩写，意为“Verilog程序接口”。它是第三代Verilog编程语言接口（PLI），提供了以面向对象的方式访问Verilog行为对象、结构对象、断言和覆盖对象的能力。

链接

主题